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Abstract—Medium voltage dc distribution systems are cur-
rently of interest for future naval warships. In order to provide
hardware validation for research associated with the devel-
opment of these systems, a low power Medium Voltage DC
Testbed (MVDCT) is being constructed. This paper documents
the system being constructed and provides some initial test
results.
I. INTRODUCTION
Medium voltage dc power distribution systems are being
considered for future naval warships. As with any power distri-
bution architecture, there are numerous design considerations
which need to be addressed. In the case of medium voltage dc
systems, of these considerations of particular interest include
the effective paralleling of dc sources, stability in the presence
of numerous constant power loads, and fault-protection.
In order to provide hardware validation of research re-
sults relevant to these issues, a Medium Voltage DC
Testbed (MVDCT) is being constructed. The goal for this
testbed is to provide a fully and publically documented system
which can be used by the entire research community. This
paper will provide an overview of the MVDCT, as well as
initial control algorithms and parameters. Subsequent publica-
tions will provide finalized design and parameter values.
A one-line diagram of the MVDCT is depicted in Fig. 1.
The system includes two generation systems (GS-1 and GS-2),
a ship propulsion system (SPS), a pulsed power load (PPL),
as well as lower-power zonal dc distribution system.
The dc voltage on the scaled medium voltage busses are
denoted vmvx where “x” is the bus number. Port and starboard
zonal bus voltages are denoted vpty and vsby , respectively,
where “y” is the zone number.
Generation system GS-1 includes a 59 kW wound rotor
synchronous machine designated SG-1 connected to a passive
rectifier R-1. Voltage regulator VR-1 adjusts the field so as to
regulate the output voltage. Generation system GS-2 is based
on an 11 kW permanent magnet synchronous machine denoted
SG-2, which is connected to the system via an inverter. The
voltage regulator VR-2 controls the inverter so as to regulate
the output voltage. Both VR-1 and VR-2 have provisions
for load sharing. The nominal output voltage of GS-1 and
GS-2 is 750 V. Both generators are driven by four-quadrant
dynamometers which will emulate prime movers. These are
labeled PM-1 and PM-2 in Fig. 1.
The ship propulsion system SPS-1 in Fig. 1 is the dominant
load at 37 kW peak power. The second largest load is the
pulsed power load PPL, which emulates a rail gun system and
draws a peak power of 18 kW.
The power supply PS-1 is utilized to step down the 750 V
dc to 500 V dc and to distribute the power to the dc zonal
systems via the port-side dc distribution bus. Power supply
PS-2 provides power for the dc zonal systems via the star-
board side dc distribution bus. It is intended to represent the
effects of additional generation systems (which are physically
not present) supporting the starboard distribution bus. PS-2
receives a three-phase 480 Vll-rms power from the utility grid.
Using a line-commutated rectifier and the appropriate control,
PS-2 converts the ac power into 500 V dc.
In the dc zonal system, six converter modules CM-1 through
CM-6 are utilized to step the 500 V dc down to 420 V dc.
These converter modules also provide protection to the port
and starboard side distribution bus in the case of zonal faults.
Note that in Fig. 1, there are two CMs in each zone. The
two CMs operate in parallel to provide power to the inverter
module (InM). In the case of a fault to one of the converter
module or the distribution bus, the other converter module is
able to pick up the load and continue services to the inverter
module (InM)-load bank (LB) system. The InMs are utilized
to convert the 420 V dc into a three-phase 230 Vll-rms ac,
which is the form required by the 5 kW load banks (LB). The
mathematical model for the InMs are set forth in [1], while
the models, controls, and parameters for PS-2 and the CMs
are set forth in [2].
II. GENERATION SYSTEM GS-1
The majority of the power supplied to the MVDCT origi-
nates from generation source GS-1, which is depicted in Fig. 2.
For the moment, the prime mover PM-1 is a dynamometer
which regulates the speed of generator SM-1 to 1800 RPM
[3]. However, the dynamometer will eventually emulate a gas
turbine or some other prime mover.
The generator itself is a wound rotor synchronous machine
with a brushless excitation system. The mathematical model
and parameters of this machine and its brushless excitation
system are set forth in [4]-[5].
The output of GS-1 includes rectifier R-1 which consists of
an uncontrolled rectifier and a passive filter. The parameters
for the passive elements are listed in Table I. Although
uncontrolled rectifier is currently used, it is envisioned that
a thyristor based rectifier will be utilized for future work,
primarily for fault mitigation.
In this system, the desired dc voltage is approximately
750 V. The one line diagram for the control is depicted in
Fig. 3. Therein, v∗∗mv1 denotes the reference (or commanded)
dc voltage, vˆmv1 denotes the filtered dc bus voltage, and iˆl
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Fig. 1. Medium Voltage DC Testbed (MVDCT).
Fig. 2. Generation System GS-1.
TABLE I
GS-1 PASSIVE COMPONENT PARAMETERS
Parameter Value Description
Ldc 7.5 mH DC link inductor inductance
rLdc 0.075 Ω DC link inductor resistance
Cdc 1.4 mF DC link capacitor capacitance
rCdc 0.075 Ω DC link capacitor series resistance
Fig. 3. GS-1 Control Block Diagram.
denotes the filtered inductor current. Both filters are of the
first-order low-pass variety and have time constants τfv for
the voltage and τfi for the current. The reference dc voltage is
slew-rate limited to prevent excessive capacitor inrush currents
on startup.
Short circuit protection is also included by sharply reducing
the voltage command when the current exceeds a threshold
ithr. The droop term, kd, allows the two generators to share the
load. Voltage regulation utilizes a PI control with anti wind-
up. The proportional and integral gains of the PI control are
denoted as kpv and kiv respectively. The output of the control
is the commanded field current into the brushless exciter, i∗fde,





ifde,max 3 A Brushless exciter maximum field current
isc 92 A Short circuit current protection
ithr 84 A Threshold current
τslr 0.1 s Slew rate limit time constant
kd 0.59 Ω Droop term
kpv 7.5 mA/V Proportional gain
kiv 10 mA/V-s Integral gain
τfv 28.5 ms Bus voltage filter time constant
τfi 28.5 ms Inductor current filter time constant
Fig. 4. GS-2 Topology.
obtain the desired brushless exciter field current. The control
parameters are listed in Table II.
III. GENERATION SYSTEM GS-2
In Fig. 4, generation source GS-2 is depicted, which consists
of a four-quadrant dynamometer acting as a prime mover (PM-
2), a permanent magnet synchronous machine operating as a
generator (SG-2), a three-phase bridge inverter serving as a
rectifier (R-2), and a filter. This generation source is rated for
11 kW at 3600 rpm. As in the case of generation source GS-
1, at this point in time the dynamometer simply attempts to
regulate the speed, in this case at 3600 rpm. In the future,
the dynamometer may be programmed to emulate a turbine
or other prime mover. The three phase bridge inverter is
current controlled and performs the ac-dc conversion. The
filter prevents high-frequency current harmonics from entering
the distribution system. The model of the PMSM is as set
forth in [6]. Parameter values of the machine and passive filter
elements are listed in Table III.
The voltage regulator consists of two parts, a voltage control
and current control. The voltage control diagram is depicted in
Fig. 5. In this diagram, v∗∗dc denotes the commanded dc voltage,
vdc denotes the dc bus voltage, imv2 denotes the inductor
current, and vˆdc and iˆmv2 denote the low-pass filtered values
of vdc and imv2, respectively.
The commanded dc voltage is slew-rate limited to prevent
over currents due to capacitive inrush on startup. The voltage
control consists of a PI control with anti wind-up. The output




rs 0.45 Ω Stator winding phase resistance
Lq 2.6 mH Q-axis inductance
Ld 2.6 mH D-axis inductance
λ′m 0.1723 V-s Magnetic flux linkage
np 8 Number of poles
rCdc 20 mΩ Output capacitor series resistance
Cdc 4 mF Output capacitance
rLdc 20 mΩ Output inductor series resistance
Ldc 0.3 mH Output inductance
Fig. 5. GS-2 Voltage Controller.
currents referred to the rotor reference frame, ir∗qds, which will
be used in the current controller. The voltage controller also
includes a droop term to facilitate power sharing with GS-1.
The current controller diagram is depicted in Fig. 6. In this
diagram, iabs denotes the phase currents of the generator, Kri
denotes the current transformation from iabs to irqds, and K
r
s
denotes the transformation from machine variables to the rotor












































The output of the current controller is the commanded phase
currents for the generator, i∗abcs, which is then used in the
hysteresis control of the current modulated inverter to obtain
the appropriate switching signals. Parameter values are listed
in Table IV.
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Fig. 7. SPS Topology.
Fig. 6. GS-2 Current Control.
TABLE IV
GS-2 VOLTAGE REGULATOR PARAMETERS
Parameter Value Description
τfv 4.421 ms Bus voltage filter time constant
τfi 4.421 ms Inductor current filter time constant
τslr 0.1 s Slew-rat limiter time constant
pv∗dc,max 7500 A/V Maximal ramp up rate
kd 3.5 Ω Droop term
kpv 0.3 A/V Proportional gain
kiv 7.58 A/V-s Integral gain
Isc 15.71 A Short circuit protection current
τscr 1.59 mA Current regulator time constant
ifcl 0.25 A Integral feedback current limit
h 0.125 A Hysteresis level of modulator
IV. SHIP PROPULSION SYSTEM (SPS)
The ship propulsion system (SPS) consists of the propulsion
drive (PD) and an induction machine (IM) connected to a
dynamometer which can be used to emulate hydrodynamics.
The one-line diagram of the SPS is depicted in Fig. 7. It
consists of a filter and an inverter. The filter is designed to
reduce the high frequency voltage ripple at the input terminals
to the inverter and to prevent high frequency switching ripple
from propagating into the distribution system. The values of
the components of the filter are chosen such that the cut-off
Fig. 8. SPS Control.
frequency of the filter is at 1 kHz.
Variables in Fig. 7 include the input voltage and current,
denoted as vmv5 and imv5, respectively, the capacitor current
ic, the inverter input voltage and current, denoted as vdc and
idc, respectively, and the a-phase and b-phase inverter current,
iai and ibi.
The propulsion drive is connected to 4-pole delta-connected
squirrel cage induction machine rated at 37 kW, 460 Vll-rms,
and 60 Hz. The machine model and parameters are set forth in
[7]. The control diagrams of the SPS is depicted in Figs. 8-9.
Therein, two primary control modes are considered, namely
the torque mode and the speed mode. In the torque mode, the
desired torque T ∗e,tc is specified directly.
In speed mode, a torque command T ∗e,sc is computed based
on a speed command ω∗rm and the measured speed ωrm .
The speed control consists of a PI control with anti-windup
protection as depicted in Fig. 9. The output of the speed control
is the torque command T ∗e,sc.
The SPS control also coordinates with the pulsed power
load (PPL) such that the net power demand of the SPS
and the PPL is approximately constant when coordination is
enabled. Such coordination can be achieved by considering
P ∗pp, which denotes the instantaneous power flow into PPL.
The torque command, T ∗e,tc or T
∗
e,sc, is adjusted so as to
approximately reduce the power flow into the drive by P ∗pp.
The maximum adjustment is limited to ∆Te,max. The final net
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Lin 0.113 mH Input filter inductance
rLin 0.25 Ω Input filter inductor resistance
Cin 1.4 mF Input filter capacitance
rD 40 kΩ Capacitor drain resistance
Ksc 5 Nms/rad Speed control gain
τsc 1 s Speed controller time constant
Te,min 0 Nm Minimum allowed torque
Te,max 250 Nm Maximum allowed torque
∆Te,mx 200 Nm Maximum torque adjustment
torque command is T ∗∗e .
An adaptive maximum torque per amp control strategy set
forth in [7]–[9] then utilizes the torque command T ∗∗e to
determine the commanded inverter current in the synchronous





> and the commanded slip
frequency ω∗s . This strategy minimizes the loss in both the
inverter and the motor. The SPS parameters are listed in
Table V.
As a protection feature, the input bus voltage is monitored.
The drive will go off-line if the input voltage leaves the range
650-850 V.
V. PULSED POWER LOAD (PPL)
The MVDCT Pulsed Power Load (PPL) is designed to place
a load on the MVDCT which is representative of a pulsed-
power weapon such as a rail gun. The circuit topology of
the PPL is depicted in Fig. 10. It has a peak power draw
of approximately 18 kW. Fig. 10 depicts the charging circuit
which includes a filter and a buck converter. The filter is
designed to reduce the high frequency voltage ripple at the
input to the buck converter. The buck converter regulates
the current il so as to charge the energy storage capacitor
Ces according to the desired profile. The passive component
parameter values are listed in Table VI.
The controls for the PPL are depicted in Figs. 11-
13. Therein, a supervisory control to formulate the
charge/discharge command signals is depicted in Fig. 11.
The inputs to the supervisory control include a commanded
charging signal, e∗c , a commanded discharging signal, e
∗
d,
the filtered energy storage capacitor voltage, vˆCes, and the
minimum capacitor voltage threshold at which discharging
is allowed, v∗c2. The outputs of this control are the logical
Fig. 10. PPL Topology.
TABLE VI
BUCK CIRCUIT AND INPUT FILTER PARAMETERS
Parameter Value Description
Lin 0.113 mH Input filter inductance
rLin 0.25 Ω Input filter inductor resistance
Cin 1.4 mF Input filter capacitance
rD 40 kΩ Capacitor drain resistance
Lout 3 mH Output inductance
rLout 0.1 Ω Output inductor series resistance
Ces 0.2 F Energy storage capacitance
charging status, ec (logical 1 to charge) and the logical
discharge status, ed (logical 1 to discharge).
Provided that a discharge sequence is not underway, en-
abling e∗c will enable the charge status ec, whereupon the
capacitor will be charged. If the capacitor voltage is greater
than the threshold voltage and e∗d is enabled, a discharge
sequence is enabled. The charge-discharge supervisory control
also considers a time delay between the charge and discharge
cycles for protection.
The charge enable signal is used in the capacitor current
control command synthesizer in Fig. 12. Therein, a capacitor
current command i∗c is computed as a function of the com-
manded capacitor voltage v∗c1, a measured capacitor voltage
vCes, and the charge signal ec. A dynamic limit iclimit is
introduced to limit the capacitor current command, where
iclimit is formulated as a function of the peak capacitor current
limit icmax and a peak power limit of Pcmax. In the PPL
control, the capacitor voltage first-order low-pass filter time
constant is τinf .
Note that Ksf is selected to be sufficiently large such that
the capacitor current command is at its limit until the filtered
Fig. 11. PPL Charge/Discharge Supervisory Control.
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Fig. 12. PPL Capacitor Current Control Command Synthesizer.
Fig. 13. PPL Buck Circuit Hysteresis Current Control.
component of the capacitor voltage vˆCes reaches v∗c1. At this
point, the capacitor voltage charging decreases asymptotically.
For this reason, the target voltage v∗c1 is set slightly higher than
the minimum voltage to discharge, v∗c2.
The capacitor current command i∗c is then utilized in the
buck circuit hysteresis controller, depicted in Fig. 13, to
formulate the inductor current command i∗l . The hysteresis
current control also considers the integral feed forward term
of the error between the capacitor current command and the
filtered component of the inductor current iˆl. The purpose
of the integral term is to remove any tracking error in the
hysteresis modulator. The output of the hysteresis control is
the switching signal s to control the switching of the transistor
in the buck circuit.
The last component of the pulsed power system is the energy
storage capacitor. In an actual system, this would represent
a physical capacitor. However, in the PPL, the majority of
the energy storage capacitance is emulated to allow rapid
charge and discharge without a true pulsed power event and
to reduce space requirements. The specifications, component
values, and the control strategy for the capacitor emulator
circuit are defined in [9]. The control parameters are listed
in Table VII.
VI. POWER SUPPLY PS-1
Power supply PS-1 interfaces the 750 V dc bus with the
500 V dc port bus. PS-1 has a physical rating of 25 kW but
has parameters which are adjusted to reduce the ratings to
appropriate values for the system (since all zonal loads sum
to 15 kW).
In Fig. 14, the PS-1 topology is depicted. It consists of




v∗c1 350 V Target capacitor charging voltage
v∗c2 345 V Minimum capacitor firing voltage
Pcmax 10 kW Maximum allowed power into
storage capacitor
icmax 25 A Maximum allowed current into
storage capacitor
tdis 0.2 ms Time over which storage capacitor
is discharged
tdc 0.25 ms Time of discharge cycle
τinf 0.79 ms Input filter time constant
τof 5 ms Output filter time constant
Ksf 13.35 A/V Current forward gain
τcr 1 ms Integral feedback time constant
ifdlim 2.62 A Integral feedback current limit
h 2.62 A Hysteresis level of modulator
Fig. 14. PS-1 Circuit Topology.
parasitic resistances rLin and rCin, a buck converter with
inductor Lout and a parasitic resistance of rLout, and finally
a capacitive output filter with capacitance Cout and parasitic
series resistance of rCout. Parameter values for the circuit are
listed in Table VIII.
The PS-1 output voltage is regulated using a current-mode
feedback control. A PI controller determines the commanded
output inductor current from output voltage error. Measure-
ment of the output voltage vpt1 is filtered using a low-pass
filter with time constant τvpt1, denoted as vˆpt1, and the voltage
error is determined by comparing vˆpt1 with the commanded
output voltage v∗pt1. The commanded current is maintained by
a delta-modulation hysteresis current controller that limits the
switching frequency to 25 kHz. The output inductor current
to capacitor voltage transfer function describes the open loop
system to be controlled, and the proportional and integral
gains of the PI control kpv and kiv are selected to place the
closed-loop poles at −200. The PS-1 controller is illustrated





Lin 0.361 mH Input filter inductance
rLin 138 mΩ Input inductor series resistance
Cin 1.8 mF Input filter capacitance
rCin 60 mΩ Input capacitor series resistance
Lout 1.99 mH Output inductance
rLout 26 mΩ Output inductor series resistance
Cout 1.8 mF Output capacitance
rCout 60 mΩ Output capacitor series resistance
Fig. 15. PS-1 Voltage Control.
VII. PRELIMINARY TEST RESULTS
In this section, some preliminary test results will be pro-
vided. At the time this paper is written, GS-1, SPS, and PPL
are operational. The first study demonstrates the performance
of GS-1 and SPS at full load in steady-state. The SPS control
is configured in a torque mode with the commanded torque
T ∗e,tc = 200 Nm and ωrm = 1800 rpm. The waveforms
associated with GS-1 are depicted in Fig. 16. Therein, vmv1 is
the voltage at medium voltage dc bus 1, ia denotes the GS-1
a-phase current, il denotes the GS-1 inductor current, and iout
denotes the GS-1 output current, which is negative due to the
sign convention used in Fig. 2. The waveforms for the SPS are
depicted in Fig. 17. Therein, vmv5 denotes the input voltage
to the SPS, vdc denotes the filtered dc voltage, vabi denotes
the line-to-line ac voltage out of the inverter, and iai denotes
the a-phase stator current into the induction machine.
A transient study involving the charging and discharging of
the PPL is depicted in Fig. 18. In this study, the output voltage
of GS-1 has reached steady-state at 750 V dc before the PPL
is enabled. The SPS is off-line. In Fig. 18, vCes denotes the
PPL capacitor voltage, vmv4 denotes the PPL input dc voltage,
imv4 denotes the input dc current, and ia denotes the a-phase
current of GS-1. From these results, it can be observed that




kpv 0.744 A/V Proportional gain
kiv 75.20 A/V-s Integral gain
τvout 0.15915 ms Voltage filter time constant
iL,max 55 A Maximum inductor current
v∗pt1 500 V Commanded output voltage
Fig. 16. GS-1 Steady-State Waveforms.
Fig. 17. SPS Steady-State Waveforms.
V before it was discharged. During the discharge, the dc bus
voltage vmv4 was slightly perturbed.
VIII. CONCLUSION
In this paper, the medium voltage dc (MVDC) testbed is
described. The diagrams of each component as well as the
associated controls are documented. Preliminary experiment
results have shows the behavior of the system during steady
state and transient conditions. Future work will include control
and parameter refinements and comprehensive system studies.
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Fig. 18. PPL Transient Waveforms.
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